

# **Energy Efficient Electronics**

## ***System Challenges & Opportunities***

**Shekhar Borkar**

**Intel Corp**

**March 24, 2016**

*This research was, in part, funded by the U.S. Government, (DARPA & DOE). The views and conclusions contained in this document are those of the authors and should not be interpreted as representing the official policies, either expressed or implied, of the U.S. Government.*

# Evolution of Electronics

1850

1875

1900

1925

1950

1975

2000

2025

**Mechanical**

**Electro-Mechanical**

**Electronic-VT**

All cross-road technologies show

1. Gain
2. Signal/Noise
3. Scalability




**Bipolar**

**NMOS**

**CMOS.....⇒ ?**





**Performance**  
**Energy**  
**Price/Performance**

# The Three (+ 1) Tenets



Shalf's tenet: High volume manufacturability (4)

# Benefits over Decades



# What's in sight after CMOS?


- **Which technology shows gain?**
- **Satisfactory signal to noise ratio?**
  - At room temperature?
- **Scalability in some shape or form?**
  - Performance, Energy, Cost
- **Research must continue to find one**
- **Then it will take 10-15 years to mature**
- **Until then...**

***...CMOS must continue***

# Three Prong Approach

1. Remove waste, reclaim efficiency
2. Employ known techniques  
*(which you were afraid to...)*
3. Multi-disciplinary approach

# Inefficiency in Microarchitectures





**Reclaim efficiency with multi—**

# Three Prong Approach

1. Remove waste, reclaim efficiency
- 2. Employ known techniques**  
*(which you afraid to so far...)*
3. Multi-disciplinary approach




# Near Threshold Voltage Operation



***Why wait for TFET's? NTV is here, today!***

# Experimental NTV Processor




951 Pin FCBGA Package




Custom Interposer

Technology	32nm High-K Metal Gate
Interconnect	1 Poly, 9 Metal (Cu)
Transistors	6 Million (Core)
Core Area	2mm <sup>2</sup>



Legacy Socket-7 Motherboard

# Wide Dynamic Range




Ultra-low Power	Energy Efficient	High Performance
280 mV	0.45 V	1.2 V
3 MHz	60 MHz	915 MHz
2 mW	10 mW	737 mW
1500 Mips/W	5830 Mips/W	1240 Mips/W

# Fine-grain Power Management

Mode		Power Saving	Wake up
Normal	All active	-	-
Standby	Logic off Memory on	50%	Fast
Sleep	Logic and Memory off	80%	Slow

*Dynamic, within a core*  
**21 sleep regions per tile** (not all shown)




**Dynamic Chip Level**

**STANDBY:**

- Memory retains data
- 50% less power/tile

**FULL SLEEP:**

- Memories fully off
- 80% less power/tile




**Energy efficiency increases by 60%**

# Three Prong Approach

1. Remove waste, reclaim efficiency
2. Employ known techniques  
*(which you afraid to so far...)*
3. **Multi-disciplinary approach**

# Resiliency—Asymptotic TMR


Error detection in HW, correction in SW



Strategy depends on mean time to fault (T)  
For large T, traditional check-pointing may be good enough  
For small T, incremental, hierarchical check-pointing

① System SW, ② Test, ③ Recovery

# User Experiences a Reliable System (TMR)



# Summary

- **Nothing in (my) sight today to replace CMOS**
- **CMOS must continue until then**
- **Reclaim efficiency, be brave, multi-discipline**
- **Future is bright, we need to:**

*Get our heads out of sand...*

